offers much higher cunent driving capability. The proposed SETMOS cell acts, in fact, as an equivalent hybrid device with unique characteristics dictated by both its SET and MOSFET components. With realistic device parameters (corresponding to a 1-2nm island radius for the SET and the 65nm CMOS node [SI for the MOSFET), we use analytical SET model MIB to demonstrate its full new functionality in the sub-ambient temperature range (-150T up to -100°C) . The proposed SETMOS hybrid device not only substantially increases the drain-current capability of the traditional SETs, but also essentially exhibits a negative differential resistance (NDR) effect, which is unique compared to any other reported nano-scale NDR approaches, including pure SET circuits.
Finally. for the first time, we present a SET-MOS-NEMS architecture with a second tunable SET gate capacitance, which exfends the analog functionalities of the new SETMOS architecture.
Modeling Issues for CO-Design and Co-Simulation of SETICMOS Hybrid Analog ICs: The use of SET as a candidate for hybridization with nano-scale-CMOS V U 1 demands accurate analytical SET models instead of Monte Carlo (MC) simulation, Master Equation Method or Macro Modeling. Till date, all the SET analytical models [3,61 reported are valid for I VmI <e/Cz [where C, is the total island capacitance with respect to ground, see Fig.  l(a) ], which is fairly practical for SET digital circuit design since the Coulomb Blockade region ceases to exist over I V0sl >e/Cx and the device is then handicapped for switching operation. By contrast, for SET-CMOS analog hybrid circuit design, a SET analytical model must remain valid over I VDs I >e/C, due to two important practical requirements: (i) the use of constant current-biased SET (key architectwe for designing SET analog cells), and, (ii) MOSFET biases may impose lV~~l>e/C, to operate the SET. We propose the analog extension of our analytical SET model MIB [31, wbicb also includes the capability of describing temperature behavior in the sub-ambient temperature range (up to -100°C).
Specifically, the MIB model is analytically extended up to I VDsl -1.5 dCZ: in fact, for I VDs I >1.5 e/C, SET characteristics becomes almost independent of VG9 The proposed new model is embedded in professional circuit simulator SMARTSPICE The MOSFET is operated near its sub-threshold region in order to obtain effective Coulomb Blockade region, higher (exponential) sensitivity to V, , oscillation and low power dissipation. The characteristics of the SETMOS x e demonstrated by the new model in sub-ambient temperature regime (near -100°C). where both SET and nano-MOSFET can properly operate with realistic parameters. There has recently been increased interest for CMOS ICs to be operated at these low temperatures for leakage power dissipation reduction 191. The SET is assumed to have an island capacitance of -OS@, reflecting an island radius of 1-2nm. ' h e MOSFET has the parameters of L = 65nm. W = lOOnm, T, = 1.7nm. V, = 0.32V. Fig. 2(a) depicts the new symbol used for SETMOS that can be finally assimilated with a hybrid SETMOS three-terminal device that inherirs Coulomb Blockade oscillations and operates with currenrs more thar hvo decades higher compared with a pure SET.
NDR Device and analog applications of SETMOS:
By shorting the gate and drain of the SETMOS architecture one can use it as a unique NDR device, [Fig. 3(a)]. Fig. 3@ ) explains the working principle of the SETMOS NDR and Fig. 4 Fig. 5(a) ] could desrroy the periodicity of the NDR device and would cause the device to act as an ordinary resistor. The input conductance characteristics and temperature response of the SETMOS-NDR device are presented in Fig. 5(a) and @), these represent a significant improvement over the NDR device proposed by Heij et al.[lO] , which was based on a single electron box (SEB). 
NEMS-SETMOS:
Hybrid analog CMOS-SET cells such as SETMOS could directly benefit from the recent progress achieved in developing NEMS technology With a suspended conductive layer using nano-air gap [ I l l of the order of some tens of nm, a tunable-gate SET device can be imagined and modeled. A possible layout and its gate capacitance characteristics are reported in Fig.7 .
29.7.2
704-IEDM 03 By coupling a NEMS tunable capacitor model with our SET analog analytical model MIB and BSIM, we report for the first time, simulated electrical characteristics of hybrid NEMS-SET-MOS (Fig. 8) . that couples elecvical and mechanical characteristics at
29.7.3
IEDM 03-705 nano-scale and suggest another novel functionality device: tunablegate NEMS-SETMOS. Exploiting the fact that tuning of CG2 by external bias changes the C , of the device, one can design novel threshold gate (hard limiter) as shown in Fig. 9 (a) . The proposed NEMS-SETMOS threshold gate can be realistically used to design high-density neural networks [ Fig. 9@ ) and 101 or a dense array of Analog-to-Digital flash converter (Fig. ll) , which actually demand high-speed operation with low power consumption. 
